Behavioral HDL descriptions from designers are structured i n a p r ogram calling hierarchy for the purposes of programming convenience and conceptualization. This code structure is often not suitable for direct synthesis into digital hardware. For instance, information regarding operation exclusivity and resource sharing can be explored b y r estructuring the code. In this pape r , w e p r esent a method t o r estructure b ehavioral HDL code using merging and decomposition of Timed D e cision Tables TDTs.
Introduction
With the maturity of synthesis tools at various levels of design abstractions, hardware design is getting closer to software programming 1 . As in programming, designers often use language level structures such as subprograms functions procedure calls to organize the HDL descriptions. This structure in HDL descriptions is useful for programming convenience and design conceptualization.
However, the subprogram calling hierarchy m o s t suitable for design development and design comprehension is not always suitable for synthesis. In this paper, we propose a method to change the subprogram hierarchy in designer-speci ed HDL descriptions into one that is more suitable for synthesis. The method is implemented using a tabular model called Timed Decision Tables TDTs. We rst use TDT merging to atten subprogram calling hierarchy. T h e n w e use TDT decomposition to re-build a calling hierarchy under cost matrices related to operation subprogram size and calling frequency.
Due to space limitation, we focus on use of TDT transformations rather than transformation algorithms. Speci cally, w e use TDT merging and decomposition transformations. We explain concepts of TDT modeling, TDT merging, and TDT decomposition using examples in HardwareC 2 .
The rest of this paper is organized as follows. Section 2 introduces the TDT model and merging and decomposition transformations on TDTs. Section 3 demonstrates code restructuring using an example followed by a discussion of implementation and results.
Hierarchy Merging & Decomposition
In this section we rst brie y introduce the TDT model before we present TDT merging and decomposition.
The TDT Model
The TDT representation models a hardware component with a set of three tables: a control table, a  dependency table, and a delay table. The control table models the control-ow of input HDL description. It is organized in the form of decision tables 3, 4 . A decision table consists of four quadrants: condition stub, condition entries, action stub, and action entries. The condition stub list conditions which are condition checking in the conditional branches and conditional loops in the input HDL. The action stub list actions which are operations in the behavioral code. Condition entries and action entries are two matrices, each column of which f o r m s a c o n trol path. The dependency 
Transformations on TDTs
This section brie y describes important TDT transformations for hierarchy optimization. There are two categories of TDT transformations: 1 transformations involving multiple TDTs, and 2 transformations on a single TDT.
Transformations involving multiple TDTs include TDT merging and TDT decomposition. Merging is the process of creating a attened TDT representation from a hierarchical TDT representation. Decomposition is the process of breaking a attened TDT into TDTs organized in a calling hierarchy.
Transformations on a single TDT are either used for the purpose of reducing the size of TDTs or make other TDT transformations possible. We h a ve presented transformations targeting at size reduction in 5 . Here we show one transformation which i s u s e d in merging.
Serialization speci ed in the dependency table may be explicitly included in the control table by i n troducing a state variable in the control table. In the sequel, we rst show a TDT with a dependency table, followed by a n e q u i v alent TDT with serialization information included in the control The new TDT is a process TDT, which starts execution from S == 0 and stops when S == 2. Actions a 2 and a 3 can also be serialized in a similar fashion. 2
TDT Merging
Merging is the process of creating a big attened TDT representation from a hierarchical TDT representation. Merging involving only procedure TDTs results in a procedure TDT. Merging involving a process TDT always results in a process TDT.
Three Basic Merging Cases
Merging involving only procedure TDTs may be classi ed into three types: 1 merging TDTs in a hierarchy, 2 merging TDTs in a sequence, and 3 merging TDT with a following or preceding action set. Below we s h o w one example for each merging case. Merging in this case is valid when a concurrency type of parallel is speci ed, or when a type of data-parallel is speci ed and no action in a preceding TDT modi es conditions of following TDTs. The dependency tables need to be modi ed accordingly when where is data dependency between actions in di erent TDTs. 
Merging Involving Process TDT
When the calling TDT is a process TDT, we rst proceed in the same way as if the calling TDT is a procedure TDT. Then, we mark the result as a procedure TDT. When a called TDT is a process TDT, it must result from a conditional loop in the behavioral TDT. We represent it using TDT with a state variable before proceeding as if it is a procedure TDT. 
TDT Decomposition
TDT decomposition is the process of replacing a attened TDT with a hierarchical TDT that represents an equivalent b e h a vior. It is the reverse process of merging. The decomposition process must preserve data dependency, concurrency type, serialization relation among actions. As a result, the decomposition process involves signi cant modi cation and use of the dependency In 6 w e h a ve presented an algorithm to automatically decompose a attened TDT. This algorithm uses a t wo-level algebraic representation of the control table. It consists four major steps:
1. Construct the two-level algebraic representations of the control A primary kernel which h a s t wo c o -k ernels and does not appear to be a kernel of another such k ernel is Sa 1 +Sa 2 . T h i s k ernel is essentialy two actions a 1 and a 2 executing in a sequence. They may be factored out as a procedure if this leads to resource reduction in synthesis. 2 The decomposition algorithm is driven by cost functions related to maximizing the number of times a subtable is called, and to minimizing the size of the subtable. Decomposition is done in an iterative m a nner with merging to construct alternative hierarchical structure.
HDL Code Restructuring
The merging and decomposition algorithms have been implemented in a program called PUMPKIN. We use TDT merging and TDT decomposition in HDL code restructuring. In this section we g i v e one example to show h o w restructuring is done.
Example 3.1. Consider the following code fragment o f a HardwareC version of the i8251 UART design. It contains the receiver synchronous component of the i8251 UART, written as a HardwareC process rcvr sync which calls a procedure named hunt mode. The process rcvr sync reads data from a serial line, packs it up according to a control command from the main control process called i8251, and sends it to process i8251. Procedure hunt mode nds the synchronization point i n time for process rcvr sync beforercvr sync starts packing and sending data. We rst convert the HardwareC programs into a hierarchical TDT representation. Then we perform merging to get a attened TDT representation. Using the algorithms presented in 6 , we h a ve found two primary compatible kernels k1 and k2 as indicated in Example 3.1. above. We pick k2 c o n taining a subtraction ncout -1 operation and a shifting operation data 1 since it leads to bigger potential size reduction. We reconstruct a sub-TDT using this primary compatible kernel. From this sub-TDT, we generate a HardwareC procedure as shown in Figure 1 .
Using the co-kernels and the attened TDT representation, we can construct the main TDT in the procedure sharablerxd, drdy, data, mode in port rxd, drdy; in port mode 8 ; out port data 8 ; boolean ncout 3 ; ncount 2:2 = 1; ncount 0:1 = mode 1:2 ; while ncount wait drdy ; data 7:7 = rxd; data = data 1; ncount = ncount -1; 
Discussion and Summary
We h a ve presented a TDT-based method to modify the subprogram hierarchy i n b e h a vioral HDL descriptions. This code restructuring is a generalization of code transformation and motion techniques in compilers.
Earlier work on code structuring forms a part of compiler optimizations in high level programming languages 7, 8 . The TDT based code-restructuring is di erent from conventional compiler optimizations 7 in several ways. First, there are multiple levels of nested concurrent operations in a behavioral HDL description in contrast to a sequential code. While parallelism between operations is de ned and used extensively, the correctness of the nal result is still dened by the original sequential code i.e., sequential consistency must be maintained. In HDL code, however, correctness of the transformed code is de ned by the partial order and speci cation of concurrent operations in the original HDL. For this reason, timing semantics of HDL statements in terms of number of cycles taken by an operation and partial ordering of operations must be maintained through the transformations. We capture the timing attributes of operations in the delay table of TDTs and use it to generate concurrent nal HDL code. Second, the objective i n TDT-based optimizations is very di erent from that in conventional compilers. Compilers mainly optimize to reduce the execution time of software programs while in HDL code transformations, we are targeting at reducing sensitivity of synthesis results to HDL coding styles, increasing resource sharing, as well as reducing the schedule length when possible.
We needed that leads to most e cient synthesis. Results from the experiments will be presented at the workshop.
